3D integration of electronic circuits allows to overcome the interconnect performance limitations and to introduce heterogeneous integration of various device technologies. In the 3D stacked IC's the connection between the dies is made with Cu filled 'through silicon vias' (TSV's). Typical dimensions are 25-50 µm depth and 5 µm diameter. For the development of the TSV processing a control of the filling quality is necessary, while for stacked dies the major interest shifts to the study of the bonding quality. Dual beam focused ion beam / scanning electron microscopy is an important method for the structural characterization (Cu filling, Cu grain size, bonding) of TSVs. Due to the large dimensions, the analysis time is however very long.
